
### OCTAL 3-STATE BUS TRANSCEIVERS AND D FLIP-FLOPS High-Performance Silicon-Gate CMOS

The IN74HC652 is identical in pinout to the LS/ALS652. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

These devices consists of bus transceiver circuits, D-type flipflop, and control circuitry arranged for multiplex transmission of data directly from the data bus or from the internal storage registers. Direction and Output Enable are provided to select the read-time or stored data function. Data on the A or B Data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (A-to-B Clock or B-to-A Clock) regardless of the select or enable or enable control pins. When A-to-B Source and B-to-A Source are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simulta-neously enabling Direction and Output Enable. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.




IN74HC651N Plastic IN74HC651DW SOIC  $T_A = -55^\circ$  to 125° C for all packages

#### PIN ASSIGNMENT

The IN74HC652 has noninverted outputs.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices



A-TO-B CLOCK П 1. 24 A-TO-B SOURCE 2 23 B-TO DIRECTION 3 22 OUTPUT A0 🛛 4 21 **ENABLE** 20 В во A1 [ 5 A2 🛛 19 BI 6 A3 🛛 18 B2 7 A4 🛛 17 B3 8 16 🛛 B4 A5 П 9 15 B5 A6 🛛 10 A7 🛛 14 B6 11 13 B7 GND [] 12

### MAXIMUM RATINGS<sup>\*</sup>

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-1.5 to V <sub>CC</sub> +1.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±20	mA
I <sub>OUT</sub>	DC Output Current, per Pin	±35	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±75	mA
PD	Power Dissipation in Still Air, Plastic DIP+	750	mW
	SOIC Package+	500	
Tstg	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10	260	°C
	Seconds		
	(Plastic DIP or SOIC Package)		

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit			
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	2.0	6.0	V			
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V			
T <sub>A</sub>	Operating Temperature, All Package Types	-55	+125	°C			
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time V <sub>cc</sub> =2.0 V	0	1000	ns			
	(Figures2,3) $V_{\rm CC}$ =4.5 V	0	500				
	V <sub>CC</sub> =6.0 V	0	400				

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range GND $\leq$ ( $V_{IN}$  or  $V_{OUT}$ ) $\leq$  $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open. I/O pins must be connected to a properly terminated line or bus.



			$V_{CC}$	Guar			
Symbol	Parameter	Test Conditions	V	25 °C to -55°C	≤85 °C	≤125 °C	Uni
V <sub>IH</sub>	Minimum High- Level Input Voltage	$\label{eq:Vout} \begin{array}{l} V_{OUT} \mbox{=} 0.1 \ V \ or \ V_{CC} \mbox{-} 0.1 \ V \\ \mid I_{OUT} \mid \mbox{=} 20 \ \mu A \end{array}$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V <sub>IL</sub>	Maximum Low - Level Input Voltage	$V_{OUT}$ =0.1 V or V <sub>CC</sub> -0.1 V $ I_{OUT}  \le 20 \ \mu A$	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V
V <sub>OH</sub>	Minimum High- Level Output Voltage	$\begin{array}{l} V_{IN} = V_{IH} \text{ or } V_{IL} \\ \mid I_{OUT} \mid \leq 20 \ \mu\text{A} \\ \hline \\ V_{IN} = V_{IH} \text{ or } V_{IL} \\ \mid I_{OUT} \mid \leq 6.0 \ \text{mA} \end{array}$	2.0 4.5 6.0 4.5	1.9 4.4 5.9 3.98	1.9 4.4 5.9 3.84	1.9 4.4 5.9 3.7	V
		$ I_{OUT}  \leq 7.8 \text{ mA}$	6.0	5.48	5.34	5.2	
V <sub>OL</sub>	Maximum Low- Level Output Voltage	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $  I_{OUT}   \le 20 \ \mu A$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{IN}=V_{IH} \text{ or } V_{IL}$ $ I_{OUT}  \leq 6.0 \text{ mA}$ $ I_{OUT}  \leq 7.8 \text{ mA})$	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND (Pins 1,2,3,21,22,and 23)	6.0	±0.1	±1.0	±1.0	μA
I <sub>OZ</sub>	Maximum Three- State Leakage Current	Output in High- Impedance State $V_{IN} = V_{IL}$ or $V_{IH}$ $V_{OUT} = V_{CC}$ or GND, I/O Pins	6.0	±0.5	±5.0	±10	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0μA	6.0	8.0	80	160	μA

### DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)




	TRICAL CHARACTERISTICS(CL-SOPF, Inp	V <sub>CC</sub>	/	ranteed I	_imit	
Symbol	Parameter	V	25 °C	≤85°C	≤125	Unit
-			to		°C	
			-55°C			
t <sub>PLH</sub> ,	Maximum Propagation Delay, Input A to	2.0	180	225	270	ns
t <sub>PHL</sub>	Output B (or Input B to Output A)	4.5	36	45	54	
	(Figures 2,3 and 9)	6.0	31	38	46	
t <sub>PLH</sub> ,	Maximum Propagation Delay, A-to-B	2.0	240	300	360	ns
t <sub>PHL</sub>	Clock to Output B (or B-to-A Clock to	4.5	48	60	72	
	Output A)	6.0	41	51	61	
	(Figures 1 and 9)					
t <sub>PLH</sub> ,	Maximum Propagation Delay, A-to-B	2.0	220	275	330	ns
t <sub>PHL</sub>	Source to Output B (or B-to-A Source to	4.5	44	55	66	
	Output A) (Figures 4 and 9)	6.0	37	47	56	
t <sub>PLZ</sub> ,	Maximum Propagation Delay, Direction	2.0	170	215	255	ns
t <sub>PHZ</sub>	or Output Enable to Output A or B	4.5	34	43	51	
	(Figures 5,6 and 10)	6.0	29	37	43	
t <sub>PZL</sub> ,	Maximum Propagation Delay, Direction	2.0	180	225	270	ns
t <sub>PZH</sub>	or Output Enable to Output A or B	4.5	36	45	54	
	(Figures 5,6 and 10)	6.0	31	38	46	
$t_{TLH}, t_{THL}$	Maximum Output Transition Time, Any	2.0	60	75	90	ns
	Output	4.5	12	15	18	
	(Figure 2)	6.0	10	13	15	
CIN	Maximum Input Capacitance	-	10	10	10	pF
C <sub>OUT</sub>	Maximum Three-State I/O Capacitance	-	15	15	15	pF
	(Output in High-Impedance State					
	Power Dissipation Capacitance (Per	Тy	pical @2	5°C,V <sub>CC</sub> =	5.0 V	

	Power Dissipation Capacitanc Channel)	e (Per	Typical @25°C,V <sub>cc</sub> =5.0 V	
C <sub>PD</sub>	Used to determine the no-load of power consumer $P_D=C_{PD}V_{CC}^2f+I_{CC}V_{CC}$	lynamic mption:	60	pF



### **TIMING REQUIREMENTS**(Input t<sub>r</sub>=t<sub>f</sub>=6.0 ns)

		V <sub>CC</sub>	Guara	Guaranteed Limit		
Symbol	Parameter	V	25 °C to-	≤85°C	≤125°C	Unit
			55°C			
t <sub>su</sub>	Minimum Setup Time, Input A	2.0	50	65	75	ns
	to	4.5	10	13	15	
	A-to-B Clock (or Input B to B-	6.0	9	11	13	
	to-A Clock) (Figure 7)					
t <sub>h</sub>	Minimum Hold Time, A-to-B	2.0	25	30	40	ns
	Clock to Input A (or B-to-A	4.5	5	6	8	
	Clock to	6.0	5	5	7	
	Input B) (Figure 7)					
t <sub>w</sub>	Minimum Pulse Width, A-to-B	2.0	75	95	110	ns
	Clock (or B-to-A Clock)	4.5	15	19	22	
	(Figure 7)	6.0	13	16	19	
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall	2.0	1000	1000	1000	ns
	Times (Figures 2 and 3)	4.5	500	500	500	
		6.0	400	400	400	



#### **TIMING DIAGRAM**



					i	TUNCH	ON TABLE	+
Dir.	OE	CAB	CBA	SAB	SBA	A	В	FUNCTION
						INPUTS	INPUTS	Both the A bus and the B bus are
								inputs.
L	Н	Х	Х	Х	Х	Z	Z	The output functions of the A and B
	-	-	-	-	-		_	bus are disabled.
		┛	F	Х	Х	INPUTS	INPUTS	Both the A and B bus are used for
		Т		~	~			inputs to the internal flip-flops. Data at
								the bus will be stored on low to high
								transition of the clock inputs.
						OUTPUTS	INPUTS	The A bus are outputs and the B bus
						0011 010		are inputs.
		X	Х	Х	L	L	L	The data at the B bus are displayed
		~	~	~	L	H	H	at the A bus.
L	L	X	_	Х	L	L	L	The data at the B bus are displayed
L	L	^	_	^	L	L H	H	at the A bus. The data of the B bus
						п	п	
								are stored to the internal flip-flops on
								low to high transition of the clock
		X*	Х	Х	Н	0~	Х	pulse.
		^	^	^		Qn	^	The data stored to the internal flip-
		X*		Х	Н	Ц	Н	flops, are displayed at the A bus. The data at the B bus are stored to
		X	_	X	н	Н		
						L	L	the internal flip-flops on low to high
								transition of the clock pulse. The
								states of the internal flip-flops output
								directly to the A bus.
						INPUTS	OUTPUTS	The A bus are inputs and the B bus
		X	×*		X			are outputs.
		Х	X	L	Х	L	L	The data at the A bus are displayed
			×*		X	Н	H	at the B bus.
Н	Н	<b>_</b>	X <sup>*</sup>	L	Х	L	L	The data at the B bus are displayed
						Н	Н	at the A bus. The data of the B bus
								are stored to the internal flip-flops on
								low to high transition of the clock
			×*					pulse.
		Х	X	Н	Х	Х	Qn	The data stored to the internal flip-
			×*					flops are displayed at the B bus.
		<b>_</b>	Ŷ	Н	Х		L	The data at the A bus are stored to
						Н	Н	the internal flip-flops on low to high
								transition of the clock pulse. The
								states of the internal flip-flops output
								directly to the B bus.
						OUTPUTS	OUTPUTS	Both the A bus and the B bus are
								outputs
Н	L	Х	Х	Η	Н	Qn	Qn	The data stored to the internal flip-
								flops are displayed at the A and B bus
								respectively.
		_		Н	Н	Qn	Qn	The output at the A bus are displayed
		-						at the B bus, the output at the B bus
								are displayed at the A bus respec.
X : DON		RE				•		· · · · ·

#### FUNCTION TABLE

X : DON'T CARE

Z : HIGH IMPEDANCE

 $\mathsf{Qn}$  : THE DATA STORED TO THE INTERNAL FLIP-FLOPS BY MOST RECENT LOW TO HIGH TRANSITION OF THE CLOCK INPUTS

\* : THE DATA AT THE A AND B BUS WILL BE STORED TO THE INTERNAL FLIP-FLOPS ON EVERY LOW TO TRANSITION OF THE CLOCK INPUTS



#### SWITCHING DIAGRAMS





Figure 4. Switching Waveforms









Figure 6. Switching Waveforms








Figure 9. Test Circuit

Figure 10. Test Circuit



### EXPANDED LOGIC DIAGRAM

